Verilog code for clock domain crossing, rate change fifo design or asynchronous fifo depth calculation, binary to gray conversion, file read write $display/$fdisplay, $readmemh functions, half-adder, full-adder, tri-state buffer and testbenches. Python scripts file read write, glob.glob module, hex to signed . Overflow, magnitude/integer conversion, sys.argv/commandline arguments, generate diamond

Microelectronics on line education shows the concepts of sub-micron technology, as well as the on line books, slides and photo galleries?

With superior FPGA and CPLD products, Xilinx is the leader in the digital programmable logic device (PLD) market. From financial performance to technical innovation and community involvement, Xilinx reflects the best that Silicon Valley has to offer.

International Electronic Discussion Forum: EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals

FPGA CPLD and ASIC solutions that shorten time to market, improve performance and productivity, and reduce system costs compared to traditional DSP, ASSP, and ASIC products.

If you are in ASIC or FPGA design, then this is the page you should visit, here you will find tutorials on Verilog, SystemVerilog, VERA,Digital Electronics, SystemC, Specman, Unix Scripting

Altera's discussion forum for Altera products including Nios II, Quartus II, FPGAs, and CPLDs, and configuration devices. FPGA CPLD and embedded processing discussions include design troubleshooting, design support, EDA tools, Quartus licensing, DSP Builder, programmable logic, and ASIC.